

## Advancing system-level verification using UVM in SystemC

Martin Barnasconi, NXP Semiconductors François Pêcheux, University Pierre and Marie Curie Thilo Vörtler, Fraunhofer IIS/EAS





## Outline

- Introduction
  - Universal Verification Methodology (UVM) ... what is it?
- Motivation
- Why UVM in SystemC?
- UVM-SystemC overview
  - UVM foundation elements
  - UVM test bench and test creation
- Contribution to Accellera
- Summary and outlook
- Acknowledgements




# Introduction: UVM - what is it?

- Universal Verification Methodology facilitates the creation of modular, scalable, configurable and reusable test benches
  - Based on verification components with standardized interfaces
- **Class library** which provides a set of built-in features dedicated to simulation-based verification
  - Utilities for phasing, component overriding (factory), configuration, comparing, scoreboarding, reporting, etc.
- Environment supporting migration from directed testing towards Coverage Driven Verification (CDV)
  - Introducing automated stimulus generation, independent result checking and coverage collection



#### Motivation

- No structured nor unified verification methodology available for ESL design
- UVM (in SystemVerilog) primarily targeting block/IP level (RTL) verification, not system-level
- Porting UVM to SystemC/C++ enables
  - creation of more advanced system-level test benches
  - reuse of verification components between system-level and block-level verification
- Target to make UVM truly *universal*, and not tied to a particular language



\*UVM-SystemC = UVM implemented in SystemC/C++



# Why UVM in SystemC/C++ ?

- Strong need for a **system-level verification methodology** for embedded systems which include HW/SW and AMS functions
  - SystemC is the recognized standard for system-level design, and needs to be extended with advanced verification concepts
  - SystemCAMS available to cover the AMS verification needs
- Vision: Reuse tests and test benches across verification (simulation) and validation (HW prototyping) platforms
  - This requires a **portable language like C++** to run tests on HW prototypes and even measurement equipment
  - Enabling Hardware-in-the-Loop (HiL) simulation or Rapid Control Prototyping (RCP)
- Benefit from proven standards and reference implementations
  - Leverage from existing methodology standards and reference implementations, aligned with best practices in verification




#### UVM-SystemC overview

UVM-SystemC functionality	Status
Test bench creation with component classes: agent, sequencer, driver, monitor, scoreboard, etc.	
Test creation with test, (virtual) sequences, etc.	$\checkmark$
Configuration and factory mechanism	
Phasing and objections	
Policies to print, compare, pack, unpack, etc.	
Messaging and reporting	
Register abstraction layer and callbacks	development
Coverage groups	development
Constrained randomization	SCV or CRAVE




#### **UVM** layered architecture





## **UVM-SystemC** phasing




- UVM phases are mapped on the SystemC phases
- UVM-SystemC supports the 9 common phases and the (optional) refined runtime phases
- Completion of a runtime phase happens as soon as there are no objections (anymore) to proceed to the next phase




## UVM agent

- Component responsible for driving and monitoring the DUT
- Typically contains three components
  - Sequencer
  - Driver
  - Monitor
- Can contain analysis functionality for basic coverage and checking
- Possible configurations
  - Active agent: sequencer and driver are enabled
  - Passive agent: only monitors signals (sequencer and driver are disabled)
- C++ base class: uvm\_agent






#### UVM-SystemC agent






#### UVM-SystemC agent






# UVM verification component

- A UVM verification component (UVC) is an environment which consists of one or more cooperating agents
- UVCs or agents may set or get configuration parameters
- An independent test sequence is processed by the driver via a sequencer
- Each verification component is connected to the DUT using a dedicated interface
- C++ base class: uvm\_env





## UVM verification component





 In this example, the UVM verification component (UVC) contains only one agent. In practice, more agents are likely to be instantiated



## UVM sequences


- Sequences are part of the test scenario and define streams of *transactions*
- The properties (or attributes) of a transaction are captured in a *sequence item*
- Sequences are <u>not</u> part of the test bench hierarchy, but are mapped onto one or more sequencers
- Sequences can be layered, hierarchical or virtual, and may contain multiple sequences or sequence items
- Sequences and transactions can be configured via the factory








#### UVM-SystemC sequence item





#### **UVM-SystemC sequence**




# UVM environment (test bench)

- A test bench is the environment which *instantiates* and *configures* the UVCs, scoreboard, and (optional) virtual sequencer
- The test bench connects

**DESIGN & VERIFICATIO** 

- Agent sequencer(s) in each UVC with the virtual sequencer (if defined)
- Monitor analysis port(s) in each UVC with the scoreboard subscriber(s)
- Note: The driver and monitor in each agent connect to the DUT using the interface stored in the configuration database
- C++ base class: uvm\_env





. . .

#### UVM-SystemC test bench

```
class testbench : public uvm env
{
                                        All components in the
                                                                   Testbench (env)
                                                                                           config
 public:
                                          test bench will be
  vip uvc*
                  uvc1;
                                                                                    scoreboard
                                         dynamically instan-
  vip uvc*
                  uvc2;
                                                                     virtual
                                                                                Subscr
                                         tiated so they can be
                                                                                             Subscr
  virt sequencer* virtual sequencer;
                                                                                       eval
                                                                    sequencer
  scoreboard*
                  scoreboard1;
                                        overidden by the test
                                              if needed
  UVM_COMPONENT_UTILS(testbench);
                                                                                      UVC2 (env)
                                                                     UVC1 (env)
  testbench( uvm name name )
                                                                       agent
                                                                                         agent
  : uvm env( name ), uvc1(0), uvc2(0),
                                                                      Sqr 📙 conf
                                                                                       Sqr | conf
    virtual sequencer(0), scoreboard1(0) {}
                                                                      Drv
                                                                           Mon
                                                                                       Drv
                                                                                            Mon
  virtual void build phase( uvm phase& phase )
  {
    uvm env::build phase(phase);
    uvc1 = vip uvc::type id::create("uvc1", this);
    assert(uvc1);
    uvc2 = vip uvc::type_id::create("uvc2", this);
    assert(uvc2);
                                                                 Definition of active or
    set config int("uvc1.*", "is active", UVM ACTIVE);
    set_config_int("uvc2.*", "is_active", UVM_PASSIVE);
                                                                    passive UVCs
```




#### UVM-SystemC test bench

```
Testbench (env)
                                                                                           config
    virtual sequencer = virt sequencer::type_id::create(
                                                                                    scoreboard
                           "virtual sequencer", this);
                                                                     virtual
                                                                                Subscr
                                                                                             Subscr
    assert(virtual sequencer);
                                                                                       eval
                                                                    sequencer
    scoreboard1 =
      scoreboard::type id::create("scoreboard1", this);
                                                                     UVC1 (env)
                                                                                      UVC2 (env)
    assert(scoreboard1);
                                         Virtual sequencer points
  }
                                                                        agent
                                                                                         agent
                                            to UVC sequencer
                                                                      Sqr 📙 conf
                                                                                        Sqr
                                                                                           conf
  virtual void connect_phase( uvm_phase& phase )
                                                                      Drv
                                                                           Mon
                                                                                       Drv
                                                                                            Mon
  ł
    virtual sequencer->vip seqr = uvc1->agent->sequencer;
    uvc1->agent->monitor->item collected port.connect(
      scoreboard1->xmt listener imp);
    uvc2->agent->monitor->item collected port.connect(
      scoreboard1->rcv listener imp);
  }
                                        Analysis ports of the
                                      monitors are connected
};
                                         to the scoreboard
                                       subscribers (listeners)
```




#### UVM test

- Each UVM test is defined as a dedicated C++ test class, which instantiates the test bench and defines the test sequence(s)
- Reuse of tests and topologies is possible by deriving tests from a test base class
- The UVM configuration and factory concept can be used to configure or override UVM components, sequences or sequence items
- C++ base class: uvm\_test






#### UVM-SystemC test





#### UVM-SystemC test




## The main program (top-level)

 The top-level (e.g. sc\_main) contains the test(s) and the DUT


**DESIGN & VERIFICATIO** 

- The interface to which the DUT is connected is stored in the configuration database, so it can be used by the UVCs to connect to the DUT
- The test to be executed is either defined by the test class instantiation or by the argument of the member function run\_test



## The main program


**DESIGN & VERIFICATION** 





## **Contribution to Accellera**

- Objective: seek further industry support and standardization of UVM in SystemC
- UVM-SystemC contribution to Accellera Verification WG
  - UVM-SystemC Language Reference Manual (LRM)
  - UVM-SystemC Proof-of-Concept implementation, released under Apache 2.0 license
- Align with SCV and Multi-Language requirements and future developments





# Summary and outlook

- Universal Verification Methodology created in SystemC/C++
  - Fully compliant with UVM standard
  - Target is to make all essential features of UVM available in SystemC/C++
  - UVM-SystemC language definition and proof-of-concept implementation contributed to Accellera Systems Initiative
- Ongoing developments
  - Extend UVM-SystemC with constrained randomization capabilities using SystemC Verification Library (SCV) or CRAVE
  - Introduction of assertions and functional coverage features
  - Add register abstraction layer and callback mechanism
  - Introduce SystemC-AMS to support AMS system-level verification




## Acknowledgements

 The development of the UVM-SystemC methodology and library has been supported by the European Commission as part of the Seventh Framework Programme (FP7) for Research and Technological Development in the project 'VERIFICATION FOR HETEROGENOUS RELIABLE DESIGN AND INTEGRATION' (VERDI).

The research leading to these results has received funding from the European Commission under grand agreement No 287562.





xkcd·com